Processor and memory communication in a stacked memory system
US-2024411709-A1 · Dec 12, 2024 · US
Semiconductor memory device and electronic device
US9147441B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9147441-B2 |
| Application number | US-201313973490-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 22, 2013 |
| Priority date | Sep 26, 2012 |
| Publication date | Sep 29, 2015 |
| Grant date | Sep 29, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A semiconductor memory device including a plurality of memory blocks MBA0, MBA1, MBB0, MBB1; a plurality of bus lines 26 provided respectively associated with the plurality of memory blocks; a plurality of input/output ports 22 a, 22 b ; a selector 28 a, 28 b selectively connecting each of the plurality of bus lines to one of the plurality of input/output ports; and a setting unit 38 a, 38 b setting a connection of the selector.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor memory device comprising: a plurality of memory blocks; a plurality of bus lines, the plurality of bus lines being respectively associated with the plurality of memory blocks; a plurality of input/output ports; a plurality of selectors and a plurality of registers associated with the plurality of input/output ports, wherein each selector of the plurality of selectors is configured to selectively connect each of the plurality of bus line…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9147441B2 cover?
- A semiconductor memory device including a plurality of memory blocks MBA0, MBA1, MBB0, MBB1; a plurality of bus lines 26 provided respectively associated with the plurality of memory blocks; a plurality of input/output ports 22 a, 22 b ; a selector 28 a, 28 b selectively connecting each of the plurality of bus lines to one of the plurality of input/output ports; and a setting…
- Who is the assignee on this patent?
- Fujitsu Semiconductor Ltd, Socionext Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C8/12. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Sep 29 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).