Oxide semiconductor, thin film transistor, and display device

US9136389B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9136389-B2
Application numberUS-58120009-A
CountryUS
Kind codeB2
Filing dateOct 19, 2009
Priority dateOct 24, 2008
Publication dateSep 15, 2015
Grant dateSep 15, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An object is to control composition and a defect of an oxide semiconductor. Another object is to increase field effect mobility of a thin film transistor and to obtain a sufficient on-off ratio with off current suppressed. The oxide semiconductor is represented by InMO 3 (ZnO) n (M is one or a plurality of elements selected from Ga, Fe, Ni, Mn, Co, and Al, and n is a non-integer number of greater than or equal to 1 and less than 50) and further contains hydrogen. In this case, the concentration of Zn is made to be lower than the concentrations of In and M (M is one or a plurality of elements selected from Ga, Fe, Ni, Mn, Co, and Al). In addition, the oxide semiconductor has an amorphous structure. Here, n is preferably a non-integer number of greater than or equal to 50, more preferably less than 10.

First claim

Opening claim text (preview).

What is claimed is: 1. A thin film transistor comprising: a first oxide insulating layer; an oxide semiconductor as a channel formation region, over the first oxide insulating layer; a second oxide insulating layer over the oxide semiconductor; and an insulating layer over the second oxide insulating layer, wherein the insulating layer prevents water vapor of an external environment from entering into the oxide semiconductor, wherein the oxide semiconductor contains hydrogen higher than or equal to 1×10 18 /cm 3 and lower than or equal to 5×10 20 /cm 3 and the concentration of hydrogen is higher at an interface of the oxide semiconductor with the first oxide insulating layer than in the inside of the oxide semiconductor, and wherein the oxide semiconductor comprises In, Zn, and M (M is one or a plurality of elements selected from a group consisting of Ga, Fe, Ni, Mn, Co, and Al) as components. 2. The thin film transistor according to claim 1 , wherein In and M are each contained at a concentration of greater than or equal to 15.0 atomic % and less than or equal to 20.0 atomic %, and Zn is contained at a concentration of greater than or equal to 5.0 atomic % and less than or equal to 10.0 atomic %. 3. The thin film transistor according to claim 1 , wherein the oxide semiconductor has an amorphous structure. 4. The thin film transistor according to claim 1 , wherein the second oxide insulating layer is provided in contact with the oxide semiconductor and contains hydrogen. 5. The thin film transistor according to claim 1 , wherein a nitride insulating layer is provided under the oxide semiconductor. 6. The thin film transistor according to claim 1 , wherein the thin film transistor is provided in at least one pixel. 7. The thin film transistor according to claim 6 , wherein the thin film transistor is provided in a driver circuit for controlling a signal to be transmitted to the thin film transistor provided in the pixel. 8. The thin film transistor according to claim 1 , wherein the oxide semiconductor comprises Ar, and wherein the oxide semiconductor includes nanocrystals. 9. The thin film transistor according to claim 1 , wherein the insulating layer comprises one of nitrogen and aluminum. 10. A thin film transistor comprising: a gate electrode; a first oxide insulating layer as a gate insulator, over the gate electrode; an oxide semiconductor as a channel formation region, over the first oxide insulating layer; a second oxide insulating layer over the oxide semiconductor; and an insulating layer over the second oxide insulating layer, wherein the insulating layer prevents water vapor of an external environment from entering into the oxide semiconductor, wherein the oxide semiconductor contains hydrogen higher than or equal to 1×10 18 /cm 3 and lower than or equal to 5×10 20 /cm 3 and the concentration of hydrogen is higher at an interface of the oxide semiconductor with the first oxide insulating layer than in the inside of the oxide semiconductor, and wherein the oxide semiconductor comprises In, Zn, and M (M is one or a plurality of elements selected from a group consisting of Ga, Fe, Ni, Mn, Co, and Al) as components. 11. The thin film transistor according to claim 10 , wherein In and M are each contained at a concentration of greater than or equal to 15.0 atomic % and less than or equal to 20.0 atomic %, and Zn is contained at a concentration of greater than or equal to 5.0 atomic % and less than or equal to 10.0 atomic %. 12. The thin film transistor according to claim 10 , wherein the oxide semiconductor has an amorphous structure. 13. The thin film transistor according to claim 10 , wherein the second oxide insulating layer containing hydrogen is provided in contact with the oxide semiconductor. 14. The thin film transistor according to claim 10 , wherein a nitride insulating layer is provided under the oxide semiconductor. 15. The thin film transistor according to claim 10 , wherein the thin film transistor is provided in at least one pixel. 16. The thin film transistor according to claim 15 , wherein the thin film transistor is provided in a driver circuit for controlling a signal to be transmitted to the thin film transistor provided in the pixel. 17. The thin film transistor according to claim 10 , wherein the oxide semiconductor comprises Ar, and wherein the oxide semiconductor includes nanocrystals. 18. The thin film transistor according to claim 10 , wherein the insulating layer comprises one of nitrogen and aluminum. 19. A thin film transistor comprising: a source electrode; a drain electrode; a gate electrode; a first oxide insulating layer as a gate insulator, over the gate electrode; an oxide semiconductor as a channel formation region, over the first oxide insulating layer; a second oxide insulating layer over the oxide semiconductor; and an insulating layer over the second oxide insulating layer, wherein the insulating layer prevents water vapor of an external environment from entering into the oxide semiconductor, wherein the oxide semiconductor contains hydrogen higher than or equal to 1×10 18 /cm 3 and lower than or equal to 5×10 20 /cm 3 and the concentration of hydrogen is higher at an interface of the oxide semiconductor with the first oxide insulating layer than in the inside of the oxide semiconductor, and wherein the oxide semiconductor comprises In, Zn, and M (M is one or a plurality of elements selected from a group consisting of Ga, Fe, Ni, Mn, Co, and Al) as components. 20. The thin film transistor according to claim 19 , wherein In and M are each contained at a concentration of greater than or equal to 15.0 atomic % and less than or equal to 20.0 atomic %, and Zn is contained at a concentration of greater than or equal to 5.0 atomic % and less than or equal to 10.0 atomic %. 21. The thin film transistor according to claim 19 , wherein the oxide semiconductor has an amorphous structure. 22. The thin film transistor according to claim 19 , wherein the second oxide insulating layer is provided in contact with the oxide semiconductor and contains hydrogen. 23. The thin film transistor according to claim 19 , wherein a nitride insulating layer is provided under the oxide semiconductor. 24. The thin film transistor according to claim 19 , wherein the thin film transistor is provided in at least one pixel. 25. The thin film transistor according to claim 24 , wherein the thin film transistor is provided in a driver circuit for controlling a signal to be transmitted to the thin film transistor provided in the pixel. 26. The thin film transistor according to claim 19 , wherein the oxide semiconductor comprises Ar, and wherein the oxide semiconductor includes nanocrystals. 27. The thin film transistor according to claim 19 , wherein the insulating layer comprises one of nitrogen and aluminum. 28. The thin film transistor according to claim 19 , wherein the source electrode and the drain electrode are in contact with a bottom surface of the oxide semiconductor. 29. The thin film transistor according to claim 1 , further comprising a source electrode and a drain electrode, wherein the oxide semiconductor is entirely enclosed by the source electrode, the drain electrode, the first oxide insulating layer and the second oxide insulating layer. 3

Assignees

Inventors

Classifications

  • Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate · CPC title

  • characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes · CPC title

  • H10D64/62Primary

    Electrodes ohmically coupled to a semiconductor · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • H10D62/80Primary

    characterised by the materials · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9136389B2 cover?
An object is to control composition and a defect of an oxide semiconductor. Another object is to increase field effect mobility of a thin film transistor and to obtain a sufficient on-off ratio with off current suppressed. The oxide semiconductor is represented by InMO 3 (ZnO) n (M is one or a plurality of elements selected from Ga, Fe, Ni, Mn, Co, and Al, and n is a non-integer number of grea…
Who is the assignee on this patent?
Yamazaki Shunpei, Sasaki Toshinari, Hosoba Miyuki, and 3 more
What technology area does this patent fall under?
Primary CPC classification H10D30/6755. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 15 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).