Display apparatus
US-2024414942-A1 · Dec 12, 2024 · US
US9136388B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9136388-B2 |
| Application number | US-201213549867-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 16, 2012 |
| Priority date | Jul 22, 2011 |
| Publication date | Sep 15, 2015 |
| Grant date | Sep 15, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Provided is a structure of a transistor, which enables a so-called normally-off switching element, and a manufacturing method thereof. Provided is a structure of a semiconductor device which achieves high-speed response and high-speed operation by improving on characteristics of a transistor, and a manufacturing method thereof. Provided is a highly reliable semiconductor device. In the transistor in which a semiconductor layer, source and drain electrode layers, a gate insulating layer, and a gate electrode layer are stacked in that order. As the semiconductor layer, an oxide semiconductor layer which contains at least four kinds of elements of indium, gallium, zinc, and oxygen, and has a composition ratio (atomic percentage) of indium as twice or more as a composition ratio of gallium and a composition ratio of zinc, is used.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: an oxide semiconductor layer including a channel formation region, a first region, and a second region; a source electrode layer and a drain electrode layer over the oxide semiconductor layer; and a gate electrode layer over the oxide semiconductor layer with a gate insulating film interposed therebetween, wherein the first region is not overlapped with the gate electrode layer, the source electrode layer and the drai…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.