Three-dimensional flash memory using fringing effect and method for manufacturing

US9136359B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9136359-B2
Application numberUS-201214125853-A
CountryUS
Kind codeB2
Filing dateJun 13, 2012
Priority dateJun 13, 2011
Publication dateSep 15, 2015
Grant dateSep 15, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided are a three-dimensional flash memory using a fringing effect and a method of manufacturing the same. A through hole is formed through a plurality of gate electrodes vertically stacked on a substrate, and the interior of the through hole is filled with a tunneling insulating layer or an active region. Therefore, a charge storage layer is not formed in the through hole, but is formed outside of the through hole. The charge storage layer is formed in an intercell insulating layer filling a gap between the gate electrodes. When a fringing electric field is applied, the electric charges of the active region are trapped in the charge storage layer through the intercell insulating layer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A flash memory comprising: an active region having a semiconductor material; a tunneling insulating layer formed on the active region; a gate electrode formed on the tunneling insulating layer; an intercell insulating layer configured to fill a gap between the gate electrodes and formed on the tunneling insulating layer; and a charge storage layer formed in the intercell insulating layer to store electric charges through a fringing effect of an…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9136359B2 cover?
Provided are a three-dimensional flash memory using a fringing effect and a method of manufacturing the same. A through hole is formed through a plurality of gate electrodes vertically stacked on a substrate, and the interior of the through hole is filled with a tunneling insulating layer or an active region. Therefore, a charge storage layer is not formed in the through hole, but is formed out…
Who is the assignee on this patent?
Song Yun Heub, Iucf Hyu
What technology area does this patent fall under?
Primary CPC classification H10D30/0413. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 15 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).