Semiconductor device with specific lead frame for a power semiconductor module

US9136209B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9136209-B2
Application numberUS-201113978456-A
CountryUS
Kind codeB2
Filing dateNov 14, 2011
Priority dateJan 7, 2011
Publication dateSep 15, 2015
Grant dateSep 15, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device has a heat dissipating base; a patterned insulating substrate attached to the heat dissipating base with a solder therebetween; a semiconductor chip attached to a conductive pattern of the patterned insulating substrate with a solder therebetween; a first conductor attached to the semiconductor chip with a solder therebetween; a resin case attached to the heat dissipating base with an adhesive; and a second conductor attached to the first conductor by laser welding. The second conductor formed by rolling has stripe-shaped rolling traces formed on a surface thereof in a rolling direction and is disposed on the first conductor such that the rolling traces are arranged in a same direction.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device, comprising: a heat dissipating base; a patterned insulating substrate attached to the heat dissipating base with a solder therebetween; a plurality of semiconductor chips attached to a conductive pattern of the patterned insulating substrate with a solder therebetween; a plurality of first conductors attached to the semiconductor chips with a solder therebetween; a resin case attached to the heat dissipating base with an adhesive; and a plurality of second conductors attached onto the first conductors, wherein each of the second conductors has stripe-shaped traces formed on a surface thereof in one direction, and is disposed on each of the first conductors such that the traces on the plurality of second conductors are arranged in the one direction. 2. The semiconductor device according to claim 1 , wherein each of the first conductors is a lower lead frame and each of the second conductors is an upper lead frame. 3. The semiconductor device according to claim 1 , wherein each of the first conductor is a heat spreader or the conductive pattern. 4. The semiconductor device according to claim 2 , wherein the traces are formed at least a portion where the first and second conductors are connected.

Assignees

Inventors

Classifications

  • changes in shapes · CPC title

  • comprising aluminium [Al] · CPC title

  • between laterally-adjacent chips · CPC title

  • Applying EM radiation, e.g. induction heating or using a laser · CPC title

  • Arrangements for heating · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9136209B2 cover?
A semiconductor device has a heat dissipating base; a patterned insulating substrate attached to the heat dissipating base with a solder therebetween; a semiconductor chip attached to a conductive pattern of the patterned insulating substrate with a solder therebetween; a first conductor attached to the semiconductor chip with a solder therebetween; a resin case attached to the heat dissipating…
Who is the assignee on this patent?
Miyasaka Toshiyuki, Fuji Electric Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W40/255. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 15 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).