Semiconductor structure with flush shallow trench isolation and gate oxide and method of manufacturing the same
US-2024395883-A1 · Nov 28, 2024 · US
Semiconductor device including an n-well structure
US9111992B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9111992-B2 |
| Application number | US-201113231934-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 13, 2011 |
| Priority date | Sep 13, 2011 |
| Publication date | Aug 18, 2015 |
| Grant date | Aug 18, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A device comprising a p-type base region, and a p-type region formed over the p-type base region and in contact with the p-type base region is disclosed. The device also includes an n-well region surrounded by the p-type region, wherein the n-well is formed from an n-type epitaxial layer and the p-type region is formed by counter-doping the same n-type epitaxial layer.
First claim
Opening claim text (preview).
The invention claimed is: 1. A method for fabricating a device comprising: providing a substrate without doped regions which serve as buried doped regions, wherein the substrate comprises a planar top surface; forming a doped epitaxial layer over and contacts the planar top surface of the substrate, wherein the doped epitaxial layer includes first polarity type dopants and a planar top epitaxial surface, the doped epitaxial layer includes a device region which corresponds to a d…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9111992B2 cover?
- A device comprising a p-type base region, and a p-type region formed over the p-type base region and in contact with the p-type base region is disclosed. The device also includes an n-well region surrounded by the p-type region, wherein the n-well is formed from an n-type epitaxial layer and the p-type region is formed by counter-doping the same n-type epitaxial layer.
- Who is the assignee on this patent?
- Koo Jeoung Mo, Verma Purakh Raj, Zhang Guowei, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification H10D30/603. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Aug 18 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).