Systems And Methods With Auxiliary Control Boards Having Interface Devices
US-2024393848-A1 · Nov 28, 2024 · US
Leakage current reduction in an integrated circuit
US9110643B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9110643-B2 |
| Application number | US-201213493236-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 11, 2012 |
| Priority date | Jun 11, 2012 |
| Publication date | Aug 18, 2015 |
| Grant date | Aug 18, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An integrated circuit is provided with operational mode header transistors which connect a virtual power rail to a VDD power supply. A controller circuit, responsive to a sensed voltage signal from a voltage sensor which reads the virtual rail voltage VVDD, generates a control signal which controls the operational mode transistors. The control signal is derived from an interface voltage power supply that provides higher voltage VDD IO than the VDD power supply and thus able to overdrive the operational mode transistors via either a gate bias voltage or a bulk bias voltage. The amount of leakage through the operational mode transistors is controlled in a closed loop feedback arrangement so as to maintain a predetermined target value or range for the virtual rail voltage. The operational mode transistor may also be controlled to support dynamic voltage and frequency scaling.
First claim
Opening claim text (preview).
We claim: 1. An integrated circuit comprising: a virtual power supply rail coupled via at least one operational mode transistor to a first power supply having a first voltage level; functional circuitry coupled to said virtual power supply rail to draw power therefrom at a virtual rail voltage; control circuitry coupled to said at least one operational mode transistor and configured to supply a control voltage with a control voltage level to said at least one operational mode…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
- G06F1/26Primary
Physics · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9110643B2 cover?
- An integrated circuit is provided with operational mode header transistors which connect a virtual power rail to a VDD power supply. A controller circuit, responsive to a sensed voltage signal from a voltage sensor which reads the virtual rail voltage VVDD, generates a control signal which controls the operational mode transistors. The control signal is derived from an interface voltage power s…
- Who is the assignee on this patent?
- Idgunji Sachin Satish, Sandhu Bal S, Advanced Risc Mach Ltd
- What technology area does this patent fall under?
- Primary CPC classification G06F1/26. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 18 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).