Memory detection method, computer device and storage medium
US-11929108-B2 · Mar 12, 2024 · US
Fast-wake memory
US9110596B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9110596-B2 |
| Application number | US-201414445516-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 29, 2014 |
| Priority date | Aug 13, 2010 |
| Publication date | Aug 18, 2015 |
| Grant date | Aug 18, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A memory device is transitioned to a low-power mode in which an active-mode resource required to receive memory access commands from a memory controller at a first command-signaling frequency of the memory device is disabled. A first memory access command, transmitted by the memory controller, is received within the memory device using an alternative signaling resource during a transitional interval in which the active-mode resource is re-enabled.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of operation within a memory device, the method comprising: transitioning to a low-power mode in which an active-mode resource required to receive memory access commands from a memory controller at a first command-signaling frequency of the memory device is disabled; and receiving a first memory access command from the memory controller using an alternative signaling resource during a transitional interval in which the active-mode resource is re-e…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G11C11/4072Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9110596B2 cover?
- A memory device is transitioned to a low-power mode in which an active-mode resource required to receive memory access commands from a memory controller at a first command-signaling frequency of the memory device is disabled. A first memory access command, transmitted by the memory controller, is received within the memory device using an alternative signaling resource during a transitional int…
- Who is the assignee on this patent?
- Rambus Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C11/4072. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 18 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).