Liquid crystal panel and display device
US-12135478-B2 · Nov 5, 2024 · US
US9110342B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9110342-B2 |
| Application number | US-201314061445-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 23, 2013 |
| Priority date | Nov 12, 2012 |
| Publication date | Aug 18, 2015 |
| Grant date | Aug 18, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A TFT array substrate includes: a pixel electrode, which is arranged in a pixel region formed in a matrix shape by a gate wiring and a source wiring on an insulating substrate; a switching element, which is disposed at an intersection of the gate wiring and the source wiring; a counter electrode, which is formed on the pixel electrode with interposing an insulating film; and a silicon film is formed on a lower layer so as to face the source wiring, wherein the source wiring and the pixel electrode are formed of the same transparent conductive material layer, and the source wiring and the silicon film are formed so that end faces of the source wiring and the silicon film are overlapped and a width of the source wiring is identical to a width of the silicon film, in a plan view.
Opening claim text (preview).
What is claimed is: 1. A TFT array substrate employing a fringe field mode comprising: a pixel electrode, which is arranged in a pixel region formed in a matrix shape by a gate wiring and a source wiring on an insulating substrate; a switching element, which is disposed at an intersection of the gate wiring and the source wiring; a counter electrode, which is formed on the pixel electrode with an insulating film interposed therebetween; and a silicon film formed on a lower l…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.