Two parallel engines for high speed transmit IPSEC processing

US9106625B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9106625-B2
Application numberUS-62508609-A
CountryUS
Kind codeB2
Filing dateNov 24, 2009
Priority dateMar 2, 2004
Publication dateAug 11, 2015
Grant dateAug 11, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, and a security system. The network interface offloads IPsec processing from the host processor. According to the invention, the security system includes two processors for encrypting and authenticating the outgoing data. Outgoing data packets are sent alternately to one or the other processor, whereby transmission processing can be accelerated relative to receive processing.

First claim

Opening claim text (preview).

What is claimed is: 1. A single integrated circuit, comprising: a memory system configured to store incoming and outgoing data packets being transferred between a network and a host system; a security system adapted to perform transmit IPsec processing on data packets for transmission to a network, wherein the security system comprises two processors in parallel for performing the transmit IPsec processing to generate encrypted data packets; two output buffers, each output buf…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9106625B2 cover?
The invention relates to a network interface system for interfacing a host system with a network. The network interface system includes a bus interface system, a media access control system, and a security system. The network interface offloads IPsec processing from the host processor. According to the invention, the security system includes two processors for encrypting and authenticating the …
Who is the assignee on this patent?
Kaniz Marufa, Dwork Jeffrey, Williams Robert Alan, and 3 more
What technology area does this patent fall under?
Primary CPC classification H04L63/0485. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).