Shaping Traffic on PLCA-Enabled 10SPE Networks
US-2019363991-A1 · Nov 28, 2019 · US
System for TDM data transport over Ethernet interfaces
US9106439B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9106439-B2 |
| Application number | US-201213649820-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 11, 2012 |
| Priority date | Sep 25, 2006 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A network component comprising a processor configured to implement a method comprising promoting the communication of a frame of octet-sized timeslots, wherein the timeslots are configured to carry a plurality of data types. Also disclosed is a method comprising communicating a high priority data and a low priority data in a frame comprising a plurality of octet-sized timeslots, wherein each timeslot is assigned to the high priority data or the low priority data, wherein the high priority data is provided in the timeslots assigned to the high priority data, and wherein the low priority data is provided in the timeslots assigned to the low priority data. Also disclosed is a network component comprising a processor configured to implement a method comprising recognizing the reception of a plurality of data streams each having a priority, and promoting the multiplexing of the data streams based on the priority of each data stream.
First claim
Opening claim text (preview).
What is claimed is: 1. A network component comprising: a processor, wherein the processor is configured to: transmit a frame comprising a transport overhead, a timeslot map, and a plurality of octet-sized timeslots, wherein each timeslot is assigned as either a high priority timeslot or a low priority timeslot, wherein the timeslot map indicates data types located in the timeslots are time division multiplexed (TDM) data, high performance flow (HPF) data, best-effort packet (BE…
Assignees
Inventors
Classifications
- H04L12/40156Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9106439B2 cover?
- A network component comprising a processor configured to implement a method comprising promoting the communication of a frame of octet-sized timeslots, wherein the timeslots are configured to carry a plurality of data types. Also disclosed is a method comprising communicating a high priority data and a low priority data in a frame comprising a plurality of octet-sized timeslots, wherein each ti…
- Who is the assignee on this patent?
- Futurewei Technologies Inc
- What technology area does this patent fall under?
- Primary CPC classification H04L12/40156. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).