Display apparatus
US-2024414942-A1 · Dec 12, 2024 · US
US9105732B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9105732-B2 |
| Application number | US-201414483671-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 11, 2014 |
| Priority date | Sep 16, 2011 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
To provide a transistor which includes an oxide semiconductor and is capable of operating at high speed or a highly reliable semiconductor device including the transistor, a transistor in which an oxide semiconductor layer including a pair of low-resistance regions and a channel formation region is provided over an electrode layer, which is embedded in a base insulating layer and whose upper surface is at least partly exposed from the base insulating layer, and a wiring layer provided above the oxide semiconductor layer is electrically connected to the electrode layer or a part of a low-resistance region of the oxide semiconductor layer, which overlaps with the electrode layer.
Opening claim text (preview).
The invention claimed is: 1. A method for manufacturing a semiconductor device comprising the steps of: forming a conductive layer embedded in a first insulating layer; forming an oxide semiconductor layer over and in contact with the conductive layer and the first insulating layer; forming a gate insulating layer over the oxide semiconductor layer; forming a gate electrode over the gate insulating layer; adding a dopant to the oxide semiconductor layer using the gate elec…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.