Reducing energy comsumption of self-managed dram modules
US-2024427506-A1 · Dec 26, 2024 · US
Apparatuses and methods of operating for memory endurance
US9105350B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9105350-B2 |
| Application number | US-201414284825-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 22, 2014 |
| Priority date | Aug 31, 2011 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Methods of operating an apparatus such as a computing system and/or memory device for memory endurance are provided. One example method can include receiving m digits of data having a first quantity of digits represented by a first data state that is more detrimental to memory cell wear than a second data state. The m digits of data are encoded into n digits of data having a second quantity of digits represented by the first data state. The value n is greater than the value m. The second quantity is less than or equal to the first quantity. The n digits of data are stored in an apparatus having memory cells.
First claim
Opening claim text (preview).
What is claimed is: 1. A method, comprising: encoding a quantity of data into a greater quantity of data to be stored in memory cells, wherein the greater quantity of data includes a same number or fewer bits of a first data value than are included in the quantity of data, and wherein bits of the first data value are associated with more memory wear than bits of a second data value. 2. The method of claim 1 , wherein the greater quantity of data includes f…
Assignees
Inventors
Classifications
- G11C7/1006Primary
Physics · mapped topic
- G11C16/3495Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9105350B2 cover?
- Methods of operating an apparatus such as a computing system and/or memory device for memory endurance are provided. One example method can include receiving m digits of data having a first quantity of digits represented by a first data state that is more detrimental to memory cell wear than a second data state. The m digits of data are encoded into n digits of data having a second quantity of …
- Who is the assignee on this patent?
- Micron Technology Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C7/1006. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).