Page buffer performing memory operation
US-2024274171-A1 · Aug 15, 2024 · US
Electronic device with a power supply circuit for controlling the operations of a non-volatile memory and a volatile memory therein
US9105348B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9105348-B2 |
| Application number | US-201414227786-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 27, 2014 |
| Priority date | Mar 28, 2013 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An electronic device according to the present technique includes a non-volatile memory in which a program is stored, a volatile memory in which the program read from the non-volatile memory is stored, a controller part for controlling operations of the non-volatile memory and the volatile memory, and a power supply controller for controlling power to the controller part and the volatile memory. The controller part includes a power supply part and a signal fixing part. The power supply part is separated from another power supply line, and power for an interface signal of the volatile memory is supplied from the power supply part thereto. A voltage is supplied from the power supply part to the signal fixing part, and the signal fixing part fixes an output logic of the signal supplied to the volatile memory according to the signal from the power supply controller.
First claim
Opening claim text (preview).
What is claimed is: 1. An electronic device comprising: a non-volatile memory in which a program is stored; a volatile memory in which the program read from the non-volatile memory is stored; a controller for controlling operations of the non-volatile memory and the volatile memory, the controller being coupled to the non-volatile memory and the volatile memory; a power supply controller for controlling power to the controller and the volatile memory and supplying a control…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G11C16/30Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9105348B2 cover?
- An electronic device according to the present technique includes a non-volatile memory in which a program is stored, a volatile memory in which the program read from the non-volatile memory is stored, a controller part for controlling operations of the non-volatile memory and the volatile memory, and a power supply controller for controlling power to the controller part and the volatile memory.…
- Who is the assignee on this patent?
- Panasonic Corp, Panasonic Intelectual Property Man Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G11C16/30. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).