Method and systems for thumbnail generation, and corresponding computer program product

US9105111B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9105111-B2
Application numberUS-201313759991-A
CountryUS
Kind codeB2
Filing dateFeb 5, 2013
Priority dateApr 30, 2009
Publication dateAug 11, 2015
Grant dateAug 11, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An embodiment of a consumer electronics product having a thumbnail display feature includes a system for generating and storing thumbnails having a given size from images, such as JPEG images, for which a spatial frequency domain representation is available. The system includes a zooming processor to reduce the size of the images by zooming. The zooming processor is configured to perform both spatial frequency domain zooming to approximate the desired thumbnail size and then image pixel domain zooming to fit the desired thumbnail size. The product includes cache storage configured to store a plurality of thumbnails in a file system as free blocks in the file system, so that file system data structures are left unchanged.

First claim

Opening claim text (preview).

What is claimed is: 1. A method, comprising: scaling an encoded image by changing by a first factor at least one dimension of transform-domain blocks that represent the encoded image; decoding the scaled encoded image into a decoded image; and scaling the decoded image by changing by a second factor at least one dimension of the decoded image; wherein scaling the encoded image comprises reducing by the first factor the at least one dimension of the transform-domain blocks, the at least one dimension being an integer multiple of the first factor. 2. The method of claim 1 wherein the first and second factors are different. 3. The method of claim 1 wherein at least one of the first and second factors equals unity. 4. The method of claim 1 wherein the first and second factors are greater than unity. 5. The method of claim 1 wherein the first and second factors are less than unity. 6. The method of claim 1 wherein: one of the first and second factors is greater than unity; and the other of the first and second factors is less than unity. 7. The method of claim 1 wherein scaling the encoded image comprises changing at least two dimensions of the transform-domain blocks by the first factor. 8. The method of claim 1 wherein scaling the decoded image comprises changing at least two dimensions of the decoded image by the second factor. 9. The method of claim 1 wherein scaling the encoded image further comprises reducing by the first factor at least two dimensions of the transform-domain blocks, the at least two dimensions being respective integer multiples of the first factor. 10. An integrated circuit, configured: to scale an encoded image by changing by a first factor at least one dimension of transform-domain blocks that represent the encoded image including reducing by the first factor the at least one dimension of the transform-domain blocks, the at least one dimension being an integer multiple of the first factor; to decode the scaled encoded image into a decoded image; and to scale the decoded image by changing by a second factor at least one dimension of the decoded image; to store the decoded image in a memory. 11. The integrated circuit of claim 10 wherein the integrated circuit is further configured to reduce by the first factor at least two dimensions of the transform-domain blocks, the at least two dimensions being respective integer multiples of the first factor. 12. A system, comprising: a memory; and a processor coupled to the memory and configured: to scale an encoded image by changing by a first factor at least one dimension of transform-domain blocks that represent the encoded image including reducing by the first factor the at least one dimension of the transform-domain blocks, the at least one dimension being an integer multiple of the first factor; to decode the scaled encoded image into a decoded image; to scale the decoded image by changing by a second factor at least one dimension of the decoded image; and to store the decoded image in the memory. 13. The system of claim 12 wherein the memory and the processor are disposed on a same integrated-circuit die. 14. The system of claim 12 wherein the memory and the processor are disposed on respective integrated-circuit dies. 15. The system of claim 12 , wherein the first factor corresponds to a spatial frequency domain factor. 16. The system of claim 12 , wherein the second factor corresponds to an image pixel domain factor. 17. The system of claim 12 , further comprising a cache storage in the memory configured to store the encoded image in a file system as a free block such that file system data structures are left unchanged. 18. The system of claim 12 , further comprising a cache storage in the memory configured to store the encoded image as a linked list of storage blocks. 19. A method, comprising: scaling an encoded image by changing by a first factor at least one dimension of transform-domain blocks that represent the encoded image; decoding the scaled encoded image into a decoded image; scaling the decoded image by changing by a second factor at least one dimension of the decoded image; and wherein changing by the first factor at least one dimension of the transform-domain blocks comprises changing by the first factor a number of transform coefficients along the at least one dimension, the number of transform coefficients being an integer multiple of the first factor. 20. The method of claim 19 wherein the first and second factors are different. 21. The method of claim 19 wherein at least one of the first and second factors equals unity. 22. The method of claim 19 wherein the first and second factors are either greater than unity or the first and second factors are less than unity.

Assignees

Inventors

Classifications

  • Scaling of whole images or parts thereof, e.g. expanding or contracting · CPC title

  • G06T1/60Primary

    Memory management · CPC title

  • Image coding (bandwidth or redundancy reduction for static pictures H04N1/41; coding or decoding of static colour picture signals H04N1/64; methods or arrangements for coding, decoding, compressing or decompressing digital video signals H04N19/00) · CPC title

  • Physics · mapped topic

  • G06T3/04Primary

    Context-preserving transformations, e.g. by using an importance map (panospheric to cylindrical image transformations G06T3/12) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9105111B2 cover?
An embodiment of a consumer electronics product having a thumbnail display feature includes a system for generating and storing thumbnails having a given size from images, such as JPEG images, for which a spatial frequency domain representation is available. The system includes a zooming processor to reduce the size of the images by zooming. The zooming processor is configured to perform both s…
Who is the assignee on this patent?
Stmicroeletronics S R L, St Microelectronics Srl
What technology area does this patent fall under?
Primary CPC classification G06T1/60. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).