Malware mitigation based on runtime memory allocation
US-2024220609-A1 · Jul 4, 2024 · US
Hardware enablement using an interface
US9104894B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104894-B2 |
| Application number | US-30311305-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 16, 2005 |
| Priority date | Dec 16, 2005 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A hardware enablement apparatus includes a processor, and a communications interface configured for writing license data to one or more data registers and for using the license data to selectively enable, under control of the processor, hardware features associated with the data registers, at least one of the data registers being implemented in non-volatile memory.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: a non-volatile memory; a processor coupled to the non-volatile memory; and a hardware communications interface coupled between the processor and a hardware device and, in response to control signals received from the processor, operable to perform operations comprising writing to the non-volatile memory license data that is associated with at least one respective hardware feature of the hardware device, and generating from the l…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F21/71Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9104894B2 cover?
- A hardware enablement apparatus includes a processor, and a communications interface configured for writing license data to one or more data registers and for using the license data to selectively enable, under control of the processor, hardware features associated with the data registers, at least one of the data registers being implemented in non-volatile memory.
- Who is the assignee on this patent?
- Brown Andrew, Neufeld E David, Barron Dwight L, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F21/71. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).