Method for sharing a storage device among multiple processors and associated electronic device
US-2024211415-A1 · Jun 27, 2024 · US
US9104637B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104637-B2 |
| Application number | US-201314096949-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 4, 2013 |
| Priority date | Dec 4, 2013 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A system and method can support input/output (I/O) virtualization in a computing environment. The system can comprise a chip, which is associated with a server on a network fabric. Additionally, the chip is associated with an external memory that contains a plurality of packet buffers. Moreover, an on-chip memory maintains a state of one or more packets that contain disk-read data received from a physical host bus adaptor (HBA). Furthermore, the chip operates to en-queue said one or more packets in the plurality of packet buffers on the external memory, read out said one or more packets from the external memory based on the state of said one or more packets, and send said one or more packets to the server.
Opening claim text (preview).
What is claimed is: 1. A system for supporting input/output (I/O) virtualization in a computing environment, comprising: a chip, which is associated with a server on a network fabric, wherein the chip is associated with an external memory that contains a plurality of packet buffers; an on-chip memory, which maintains state of one or more packets that contain disk-read data received from a physical host bus adaptor (HBA), and wherein the chip operates to en-queue said one or m…
Physics · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.