Simplified Hash Table
US-2024422006-A1 · Dec 19, 2024 · US
Reducing response time variance of virtual processors
US9104487B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104487-B2 |
| Application number | US-201213629693-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 28, 2012 |
| Priority date | Sep 28, 2012 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A capability is provided for reducing response variance of virtual processors. A controller receives a processing request. The controller may propagate the processing request toward multiple virtual processors hosted on multiple hardware devices contemporaneously. The controller may propagate the processing request toward a first virtual processor hosted on a first hardware device and propagate the processing request toward a second virtual processor hosted on a second hardware device based on a determination that a timeout period expires before a processing response is received from the first virtual processor. The timeout period may be determined based on one or more response time statistics of the virtual processor and one or more response time statistics of a physical processor.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: a processor and a memory communicatively connected to the processor, the processor configured to: propagate a processing request toward a first virtual processor hosted on a first hardware device; and propagate the processing request toward a second virtual processor hosted on a second hardware device based on a determination that a timeout period associated with the first virtual processor expires before receipt of a first proce…
Assignees
Inventors
Classifications
Electricity · mapped topic
- G06F9/5027Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9104487B2 cover?
- A capability is provided for reducing response variance of virtual processors. A controller receives a processing request. The controller may propagate the processing request toward multiple virtual processors hosted on multiple hardware devices contemporaneously. The controller may propagate the processing request toward a first virtual processor hosted on a first hardware device and propagate…
- Who is the assignee on this patent?
- Saniee Iraj, Li Li, Bauer Eric J, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F9/5027. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).