Virtual mode execution manager
US-12118376-B2 · Oct 15, 2024 · US
Write transaction interpretation for interrupt assertion
US9104472B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104472-B2 |
| Application number | US-201313758268-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 4, 2013 |
| Priority date | Feb 4, 2013 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and circuit for a data processing system ( 12 ) provide a virtualized programmable interrupt control system ( 70 ) which processes interrupt event reports from interrupt sources (e.g., 14, 40 ) which generate write transactions to an address for an interrupt event register ( 80 ) which is authenticated and then interpreted based on the current state of the targeted interrupt to generate the next state using an interpretation table ( 306 ) and predetermined configuration/state bits ( 310 - 314 ).
First claim
Opening claim text (preview).
What is claimed is: 1. A method of managing interrupt requests, comprising: receiving at an interrupt controller a write transaction representing an interrupt event for a targeted system resource, where the write transaction is generated by a first interrupt source and comprises a write address and a data payload; generating an interrupt request state signal for the first interrupt source in response to accepting the write transaction using interrupt control logic at the interru…
Assignees
Inventors
Classifications
- G06F9/4812Primary
Physics · mapped topic
- G06F13/24Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9104472B2 cover?
- A method and circuit for a data processing system ( 12 ) provide a virtualized programmable interrupt control system ( 70 ) which processes interrupt event reports from interrupt sources (e.g., 14, 40 ) which generate write transactions to an address for an interrupt event register ( 80 ) which is authenticated and then interpreted based on the current state of the targeted interrupt to genera…
- Who is the assignee on this patent?
- Marietta Bryan D, Freescale Semiconductor Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F9/4812. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 11 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).