System cache with coarse grain power management
US-9218040-B2 · Dec 22, 2015 · US
US9104413B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104413-B2 |
| Application number | US-201213668865-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 5, 2012 |
| Priority date | Nov 5, 2012 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Various embodiments of methods and systems for hardware (“HW”) based dynamic memory management in a portable computing device (“PCD”) are disclosed. One exemplary method includes generating a lookup table (“LUT”) to track each memory page located across multiple portions of a volatile memory. The records in the LUT are updated to keep track of data locations. When the PCD enters a sleep state to conserve energy, the LUT may be queried to determine which specific memory pages in a first portion of volatile memory (e.g., an upper bank) contain data content and which pages in a second portion of volatile memory (e.g., a lower bank) are available for receipt of content. Based on the query, the location of the data in the memory pages of the upper bank is known and can be quickly migrated to memory pages in the lower bank which are identified for receipt of the data.
Opening claim text (preview).
What is claimed is: 1. A method for hardware (“HW”) based dynamic memory management in a portable computing device (“PCD”), the method comprising: generating a memory page lookup table (“LUT”) in a memory component, wherein the LUT includes a record for each of a plurality of memory pages located across multiple portions of a volatile memory; updating the LUT such that each record indicates whether data content is stored in the memory page associated with the record, wherein up…
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.