Display substrate, display panel, and display apparatus
US-2024411399-A1 · Dec 12, 2024 · US
US9104081B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104081-B2 |
| Application number | US-201313855026-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 2, 2013 |
| Priority date | Nov 20, 2012 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A liquid crystal device including an array substrate facing an opposite substrate; and a liquid crystal layer between the array and opposite substrate, the array substrate including a gate electrode and gate line on a base substrate; a gate insulating layer covering the gate electrode and including a trench crossing the gate line; a semiconductor layer on the gate insulating layer and including a channel area overlapping the gate electrode, a source area at one side of the channel area, and a drain area at another side of the channel area; a pixel electrode on the gate insulating layer and spaced apart from the semiconductor layer; a source electrode connected to the source area; a drain electrode connected to the drain area and the pixel electrode; a data line connected to the source electrode and being inside the trench; and a common electrode insulated from the pixel electrode.
Opening claim text (preview).
What is claimed is: 1. A liquid crystal display device, comprising: an array substrate; an opposite substrate facing the array substrate; and a liquid crystal layer between the array substrate and the opposite substrate, wherein the array substrate includes: a base substrate; a gate electrode and a gate line on the base substrate; a gate insulating layer covering the gate electrode, the gate insulating layer including a trench crossing the gate line; a semiconductor…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.