Semiconductor device, manufacturing method thereof, and display device
US-9219157-B2 · Dec 22, 2015 · US
US9104073B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9104073-B2 |
| Application number | US-201314034827-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 24, 2013 |
| Priority date | Oct 1, 2012 |
| Publication date | Aug 11, 2015 |
| Grant date | Aug 11, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In a display device having high reliability, even if being a narrow framing type, and a method for manufacturing thereof, having a display panel, being made up with a first substrate 101 and a second substrate 201 , which are adhered with using a seal 301 , a main SOC 302 is disposed like a wall, on a peripheral end portion of the first substrate 101 and the second substrate 201 , and the seal 301 is disposed inwardly of the main SOC 302 . Also, in a method for manufacturing thereof, the main SOC 302 is formed in a region including a cutting plane between the display panel regions neighboring with, and on the cutting plane is made the cutting thereof.
Opening claim text (preview).
What is claimed is: 1. A method for manufacturing a display device, comprising the following steps of: a step for preparing a first substrate having plural numbers of display panel regions, each having an effective display region; a step for forming a first organic film covering over the plural numbers of display panel regions on the first substrate; a step for preparing a second substrate, having plural numbers of display panel regions, each having an effective display region, and being formed with a main SOC for use of adjusting a gap distance in a region including a cutting plane of the display panel region; a step for forming a second organic film covering over the plural numbers of display panel regions on the second substrate; a step for applying a seal on a region of the second substrate, including a region where the main SOC is formed and/or a region including a cutting plane of the display panel region of the first substrate; a step for laminating the first substrate and the second substrate, so that the first organic film of the first substrate faces to the second organic film of the second substrate, and thereby adhering those to each other by the seal; and a step for cutting out the display panel region on the cutting plane, so that the main SOC is separated. 2. The method for manufacturing a display device according to claim 1 , wherein plural numbers of sub SOCs having height lower than that of the main SOC are disposed in an inside of the seal, on the second substrate. 3. The method for manufacturing a display device according to claim 1 , wherein the first substrate has an inorganic passivation film, and an upper layer passivation film or an organic passivation film, which is formed on the inorganic passivation film, and the upper layer passivation film or the organic passivation film has plural numbers of grooves within a region where the seal is formed. 4. The method for manufacturing a display device according to claim 1 , wherein the first substrate has an inorganic passivation film, and an upper layer passivation film or an organic passivation film, which is formed on the inorganic passivation film, the upper layer passivation film or the organic passivation film has plural numbers of grooves within a region where the seal is formed, plural numbers of sub SOCs having height lower than that of the main SOC are formed in an side of the seal on the second substrate, and the sub SOCs and the grooves are disposed so as to overlap each other when viewed from vertically above. 5. The method for manufacturing a display device according to claim 4 , wherein the first substrate has a gate wiring and a drain wiring, and both the gate wiring and the drain wiring are disposed not to overlap on the sub SOCs and the grooves when viewed from vertically above. 6. The method for manufacturing a display device according to claim 1 , wherein the first substrate has an inorganic passivation film, and the inorganic passivation film has plural numbers of grooves within a region where the seal is formed. 7. The method for manufacturing a display device according to claim 1 , wherein the first substrate has an inorganic passivation film, the inorganic passivation film has plural numbers of grooves within a region where the seal is formed, plural numbers of sub SOCs having height lower than that of the main SOC are disposed within an inside of the seal on the second substrate, and the sub SOCs and the grooves are disposed so as to overlap each other when viewed from vertically above. 8. The method for manufacturing a display device according to claim 7 , wherein the first substrate has a gate wiring and a drain wiring, and both the gate wiring and the drain wiring are disposed not overlap on the sub SOCs and the grooves when viewed from vertically above. 9. The method for manufacturing a display device according to claim 1 , wherein the display panel has an effective display region, comprising SOC for defining a gap distance between the first substrate and the second substrate, and height of the main SOC is higher than height of the SOC in the effective display region. 10. The method for manufacturing a display device according to claim 9 , wherein the main SOC and the SOC in the effective display region are formed in the same step.
spacers regularly patterned on the cell subtrate, e.g. walls, pillars (G02F1/133377 takes precedence) · CPC title
Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers · CPC title
Protective arrangements · CPC title
Wiring, e.g. gate line, drain line · CPC title
Circuit arrangements or driving methods for the control of single liquid crystal cells (G02F1/132, G02F1/133382 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.