Layout structure and version control circuit for integrated circuits

US9099463B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9099463-B2
Application numberUS-201113107159-A
CountryUS
Kind codeB2
Filing dateMay 13, 2011
Priority dateMay 14, 2010
Publication dateAug 4, 2015
Grant dateAug 4, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention relates to a layout structure and a version control circuit for integrated circuits. The layout structure for integrated circuits according to the present invention comprises a signal-supplying unit and at least a transfer cell. The signal-supplying unit is used for supplying a first signal and a second signal. The transfer cell has a plurality of metal layers interconnected. One of metal layers receives and transfers the first signal or the second signal. When changing the transfer cell to transfer the second signal instead of the first signal, the metal layers interrupt transferring the first signal but receive and output the second signal. When the circuit is revised and multiple sub-circuits as well as the transferred signal are changed, the fewest metal layers commonly adopted are used. Accordingly, the present invention can reduce effectively the number of masks, and thus reducing costs.

First claim

Opening claim text (preview).

The invention claimed is: 1. A layout structure for integrated circuits, comprising: a signal-supplying unit, receiving a first signal and converting said first signal to a second signal; and at least a transfer cell, connected electrically to said signal-supplying unit, said signal-supplying unit supplying said first signal or said second signal to said transfer cell, said transfer cell having a first transfer path and a second transfer path, each of said first transfer path an…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9099463B2 cover?
The present invention relates to a layout structure and a version control circuit for integrated circuits. The layout structure for integrated circuits according to the present invention comprises a signal-supplying unit and at least a transfer cell. The signal-supplying unit is used for supplying a first signal and a second signal. The transfer cell has a plurality of metal layers interconnect…
Who is the assignee on this patent?
Chiu Yang-Ming, Realtek Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H10W20/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 04 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).