Automated inspection system
US-2024420305-A1 · Dec 19, 2024 · US
US9098917B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9098917-B2 |
| Application number | US-201313916884-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 13, 2013 |
| Priority date | Jul 19, 2012 |
| Publication date | Aug 4, 2015 |
| Grant date | Aug 4, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method and system for accelerating collision resolution of 3D physics engine on a reconfigurable processor allows the collision resolution module to utilize the immense parallelism available in Coarse Grained Array (CGA) of reconfigurable processor based on ADRES. The method of rescheduling and dividing the collision pairs is performed for accelerating the collision resolution. The method obtains the colliding pairs in the original order of processing from the objects that are under simulation. Then the method starts reordering the collision pairs for removing the dependency between the successive collision pairs. The independent collision pairs obtained from the original colliding pairs are grouped together. The dependent collision pairs are extracted and grouped together. The independent collision pairs are processed in CGA mode by utilizing the loop level parallelism, whereas the dependent collision pairs are processed in VLIW mode.
Opening claim text (preview).
What is claimed is: 1. A apparatus for accelerating collision resolution on a Reconfigurable Processor (RP), An apparatus comprising: a processor; a reconfigurable processor; a memory module; and a graphics processing unit, wherein the processor reschedules colliding pairs from objects to remove dependency among the colliding pairs; and divides the colliding pairs for processing in at least one of a Coarse Grained Array (CGA) mode and a Very Long Instruction Word (VLIW)…
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.