Caching data from a non-volatile memory
US-2017308478-A1 · Oct 26, 2017 · US
Locking a cache line for write operations on a bus
US9075720B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9075720-B2 |
| Application number | US-89755510-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 4, 2010 |
| Priority date | Oct 4, 2010 |
| Publication date | Jul 7, 2015 |
| Grant date | Jul 7, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Provided are a computer program product, system, and method for locking a cache line for a burst write operations on a bus. A cache line is allocated in a cache for a target address. A lock is set for the cache line, wherein setting the lock prevents the data in the cache line from being cast out. Data is written to the cache line. All the data in the cache line is flushed to the target address over a bus in response to completing writing to the cache line.
First claim
Opening claim text (preview).
What is claimed is: 1. A computer program product for bursting writes in a cache, the computer program product comprising a non-transitory computer readable storage medium having computer readable program code embodied therein that executes to perform operations, the operations comprising: allocating a cache line in cache for a target address; setting a lock for the cache line, wherein the setting the lock prevents the data in the cache line from being cast out; writing data t…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F12/0879Primary
Physics · mapped topic
- G06F12/0802Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9075720B2 cover?
- Provided are a computer program product, system, and method for locking a cache line for a burst write operations on a bus. A cache line is allocated in a cache for a target address. A lock is set for the cache line, wherein setting the lock prevents the data in the cache line from being cast out. Data is written to the cache line. All the data in the cache line is flushed to the target address…
- Who is the assignee on this patent?
- Blinick Stephen L, Cardinell Charles S, Hathorn Roger G, and 4 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0879. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jul 07 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).