Voltage regulator circuit with adaptive current limit and method for operating the voltage regulator circuit

US9075422B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9075422-B2
Application numberUS-201213485419-A
CountryUS
Kind codeB2
Filing dateMay 31, 2012
Priority dateMay 31, 2012
Publication dateJul 7, 2015
Grant dateJul 7, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A voltage regulator circuit and a method for operating the voltage regulator circuit are described. In one embodiment, a voltage regulator circuit includes an input terminal to receive an input signal from a power interface, an output terminal to output an output signal using the input signal, an output voltage monitor circuit configured to compare the voltage of the output signal with a predetermined voltage threshold, and a current limit circuit configured to limit current flowing on a path from the input terminal to the output terminal to a transient current limit level. The transient current limit level is lower than a predefined current limit threshold of the power interface. Other embodiments are also described.

First claim

Opening claim text (preview).

What is claimed is: 1. A voltage regulator circuit comprising: an input terminal to receive an input signal from a power interface; an output terminal to output an output signal using the input signal; an output voltage monitor circuit configured to compare an output voltage of the output signal with a predetermined voltage threshold; and a current limit circuit configured to limit current flowing on a path from the input terminal to the output terminal to a transient current limit level, wherein the transient current limit level is lower than a predefined current limit threshold of the power interface, wherein the current limit circuit is further configured to increase the transient current limit level if the output voltage is higher than the predetermined voltage threshold, and wherein the current limit circuit includes a first current source that is enabled during the startup of the voltage regulator circuit and a second current source that is enabled after the output voltage is higher than the predetermined voltage threshold, wherein the current limit circuit comprises a replica bias circuit configured to generate a replica of a voltage transformed from the input signal onto an output capacitor connected to the output terminal and a current mirror circuit that is connected between the input terminal and the output terminal, and wherein the current mirror circuit includes two transistor devices, the first and second current sources, a switch circuit connected in series with the second current source and a control circuit configured to enable or disable the switch circuit to connect or disconnect the second current source. 2. The voltage regulator circuit of claim 1 , wherein the current limit circuit is further configured to set the transient current limit level to a default value during the startup of the voltage regulator circuit and to increase the transient current limit level after the output voltage is higher than the predetermined voltage threshold to avoid voltage dip of the input signal and prevent shutdown of the voltage regulator circuit or the power interface. 3. The voltage regulator circuit of claim 1 further comprising a delay circuit configured to delay the output of the current of the output signal after the output signal is generated and the output voltage is higher than the predetermined voltage threshold to provide current to an external load from the power interface. 4. The voltage regulator circuit of claim 1 , wherein the current limit circuit includes a current mirror circuit that is connected between the input terminal and the output terminal. 5. The voltage regulator circuit of claim 4 , wherein the current limit circuit further includes a drain extended metal oxide semiconductor device connected between the input terminal and the current minor circuit. 6. The voltage regulator circuit of claim 1 , wherein the voltage regulator circuit is a low dropout (LDO) regulator. 7. The voltage regulator circuit of claim 1 , wherein the power interface is a current limited interface that comprises a Universal Serial Bus (USB) interface, a USB ON-THE-GO interface, a DisplayPort interface or a High-Definition Multimedia Interface (HDMI) interface. 8. A portable electronic device comprises: a power interface; and a low dropout (LDO) regulator comprising: an input terminal to receive an input signal from the power interface; an output terminal to output an output signal using the input signal; an output voltage monitor circuit configured to compare an output voltage of the output signal with a predetermined voltage threshold; and a current limit circuit configured to limit current flowing on a path from the input terminal to the output terminal to a transient current limit level, wherein the transient current limit level is lower than a predefined current limit threshold of the power interface, wherein the current limit circuit is further configured to increase the transient current limit level if the output voltage is higher than the predetermined voltage threshold, and wherein the current limit circuit includes a first current source that is enabled during the startup of the voltage regulator circuit and a second current source that is enabled after the output voltage is higher than the predetermined voltage threshold, wherein the current limit circuit comprises a replica bias circuit configured to generate a replica of a voltage transformed from the input signal onto an output capacitor connected to the output terminal and a current mirror circuit that is connected between the input terminal and the output terminal, and wherein the current mirror circuit includes two transistor devices, the first and second current sources, a switch circuit connected in series with the second current source and a control circuit configured to enable or disable the switch circuit to connect or disconnect the second current source. 9. The portable electronic device of claim 8 , wherein the current limit circuit is further configured to set the transient current limit level to a default value during the startup of the voltage regulator circuit and to increase the transient current limit level after the output voltage is higher than the predetermined voltage threshold to avoid voltage dip of the input signal and prevent shutdown of the voltage regulator circuit or the power interface, wherein the portable electronic device further includes a battery that is connected to the LDO regulator, and wherein the battery is charged in response to the output signal when the battery is depleted. 10. The portable electronic device of claim 8 further comprising a delay circuit configured to delay the output of the current of the output signal after the output signal is generated and the output voltage is higher than the predetermined voltage threshold to help charging an output capacitor to a designed voltage at the output terminal during a timer interval. 11. The portable electronic device of claim 8 , wherein the current limit circuit includes a current mirror circuit that is connected between the input terminal and the output terminal. 12. The portable electronic device of claim 8 , wherein the power interface is a current limited interface that comprises a Universal Serial Bus (USB) interface, a USB ON-THE-GO interface, a DisplayPort interface or a High-Definition Multimedia Interface (HDMI) interface. 13. A method for operating a voltage regulator circuit, the method comprising: receiving an input signal from a power interface at an input terminal of the voltage regulator circuit; outputting an output signal using the input signal from an output terminal of the voltage regulator circuit; comparing an output voltage of the output signal with a predetermined voltage threshold; and limiting current flowing on a path from the input terminal to the output terminal to a transient current limit level, wherein the transient current limit level is lower than a predefined current limit threshold of the power interface, wherein limiting the current flowing on the path from the input terminal to the output terminal to the transient current limit level comprises increasing the transient current limit level if the output voltage is higher than the predetermined voltage threshold, wherein limiting the current flowing on the path from the input terminal to the output terminal to the transient current limit level comprises enabling a first current source during the startup of the voltage regulator circuit and enabling a second current source after the output voltage is higher than the predetermined voltage threshold, wherein limiting the current flowing on the path from the input termin

Assignees

Inventors

Classifications

  • G05F1/573Primary

    with overcurrent detector · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9075422B2 cover?
A voltage regulator circuit and a method for operating the voltage regulator circuit are described. In one embodiment, a voltage regulator circuit includes an input terminal to receive an input signal from a power interface, an output terminal to output an output signal using the input signal, an output voltage monitor circuit configured to compare the voltage of the output signal with a predet…
Who is the assignee on this patent?
Vemula Madan Mohan Reddy, Nxp Bv
What technology area does this patent fall under?
Primary CPC classification G05F1/573. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 07 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).