Package substrate and semiconductor package including the same
US-2024429153-A1 · Dec 26, 2024 · US
US9070570B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9070570-B2 |
| Application number | US-201414533668-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 5, 2014 |
| Priority date | Dec 20, 2012 |
| Publication date | Jun 30, 2015 |
| Grant date | Jun 30, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Stack packages are provided. The stack package includes a substrate having first and second bond fingers and a plurality of semiconductor chips stacked on the substrate. Each of the plurality of semiconductor chips has an input bonding pad and an output bonding pad. A first interconnection electrically connects the first bond finger to the input bonding pad of a lowermost semiconductor chip of the plurality of semiconductor chips. A second interconnection electrically connects the output bonding pad of a lower semiconductor chip of the plurality of semiconductor chips to the input bonding pad of an upper semiconductor chip stacked on the lower semiconductor chip. A third interconnection electrically connects the output bonding pad of an uppermost semiconductor chip of the plurality of semiconductor chips to the second bond finger.
Opening claim text (preview).
What is claimed is: 1. A stack package comprising: a substrate having a first bond finger, a second bond finger and a third bond finger; a first semiconductor chip group including a plurality first semiconductor chips stacked on the substrate and a second semiconductor chip group including a plurality of second semiconductor chips stacked on the first semiconductor chip group, each of the first semiconductor chips and the second semiconductor chips having an input bonding pad, a…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.