Package substrate and semiconductor package including the same
US-2024429153-A1 · Dec 26, 2024 · US
Integrated circuit system including stacked chips for generating ID information
US9070545B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9070545-B2 |
| Application number | US-201213620444-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 14, 2012 |
| Priority date | Dec 22, 2011 |
| Publication date | Jun 30, 2015 |
| Grant date | Jun 30, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An integrated circuit system includes a first chip including a first node and configured to generate first identification information indicating the first chip in response to a voltage of the first node, a second chip including a second node and configured to generate second identification information indicating the second chip in response to a voltage of the second node, and a channel connected to the first node and the second node and generate a voltage difference between the first node and the second node.
First claim
Opening claim text (preview).
What is claimed is: 1. An integrated circuit system comprising: a channel connected to a first node and a second node and configured to generate a voltage difference between the first node and the second node; a first chip including the first node and a first replica channel obtained by modeling the channel and configured to generate first identification (ID) information corresponding to the first chip by comparing a voltage of the first node with one or more first comparison vo…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9070545B2 cover?
- An integrated circuit system includes a first chip including a first node and configured to generate first identification information indicating the first chip in response to a voltage of the first node, a second chip including a second node and configured to generate second identification information indicating the second chip in response to a voltage of the second node, and a channel connecte…
- Who is the assignee on this patent?
- Byeon Sang-Jin, Sk Hynix Inc
- What technology area does this patent fall under?
- Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jun 30 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).