Circuit, a time-to-digital converter, an integrated circuit, a transmitter, a receiver and a transceiver
US-2015372690-A1 · Dec 24, 2015 · US
Method and apparatus for reducing capacitor induced ISI in DACS
US9065463B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9065463-B2 |
| Application number | US-201314052196-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 11, 2013 |
| Priority date | Oct 11, 2013 |
| Publication date | Jun 23, 2015 |
| Grant date | Jun 23, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A circuit may include a plurality of primary digital-to-analog (DAC) elements for converting a digital input signal into an analog output signal. A control circuit may control each primary DAC element to switch between a first state and a second state based on the digital input signal to provide the analog output signal at an output representing the digital input signal. A plurality of corrective DAC elements may be coupled in parallel to the plurality of primary DAC elements between the control circuit and the output. The plurality of corrective DAC elements may be controlled to mitigate for intersymbol interference (ISI) due to parasitic capacitance in the primary DAC elements. The plurality of corrective DAC elements may not contribute a direct current to the analog output signal.
First claim
Opening claim text (preview).
What is claimed is: 1. A circuit comprising: a plurality of primary digital-to-analog (DAC) elements for converting a digital input signal into an analog output signal; a control circuit controlling each primary DAC element to switch between a first state and a second state based on the digital input signal to provide the analog output signal representing the digital input signal at an output; and a plurality of corrective DAC elements coupled in parallel to the plurality of p…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
- H03M1/08Primary
Electricity · mapped topic
Electricity · mapped topic
- H03M1/0678Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9065463B2 cover?
- A circuit may include a plurality of primary digital-to-analog (DAC) elements for converting a digital input signal into an analog output signal. A control circuit may control each primary DAC element to switch between a first state and a second state based on the digital input signal to provide the analog output signal at an output representing the digital input signal. A plurality of correcti…
- Who is the assignee on this patent?
- Rajasekhar Sanjay, Analog Devices Global
- What technology area does this patent fall under?
- Primary CPC classification H03M1/08. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jun 23 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).