Hardware countermeasures in a fault tolerant security architecture
US-2024370591-A1 · Nov 7, 2024 · US
US9065451B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9065451-B2 |
| Application number | US-201314106470-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 13, 2013 |
| Priority date | Dec 21, 2012 |
| Publication date | Jun 23, 2015 |
| Grant date | Jun 23, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An integrated power-on reset circuit comprises a resistor and a capacitor, wherein the resistor is arranged to pass a current by quantum tunneling in order to charge the capacitor.
Opening claim text (preview).
The invention claimed is: 1. An integrated power-on reset circuit comprising a resistor and a capacitor, wherein the resistor is a field-effect transistor with a gate dielectric layer thickness of around 5 nanometers or less and is arranged to pass a current to the capacitor by quantum tunneling of charge through said gate dielectric layer in order to charge the capacitor, and wherein the circuit is an integrated power-on reset circuit and is arranged to output a reset signal when…
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.