Manufacturing method for semiconductor structure
US-12165910-B2 · Dec 10, 2024 · US
US9064809B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9064809-B2 |
| Application number | US-201313760416-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 6, 2013 |
| Priority date | Feb 29, 2012 |
| Publication date | Jun 23, 2015 |
| Grant date | Jun 23, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Disclosed is a method for removing an oxide film formed on a surface of a silicon wafer, comprising steps of: preparing a silicon wafer having an oxide film formed thereon; arranging a discoid wafer mounting stage, which has a contact portion with the oxide film being formed of an acid-resistant resin layer, in a reaction container of a vapor-phase etching apparatus; mounting the silicon wafer on the mounting stage in such a manner that a wafer center coincides with a central axis of the mounting stage; and circulating a hydrogen fluoride containing gas into the reaction container and removing the oxide film from an interface between a chamfered surface and a wafer lower surface toward the inner side of the wafer until a desired interval a is obtained, wherein the desired interval a is adjusted by changing a stage diameter of the mounting stage.
Opening claim text (preview).
What is claimed is: 1. A method for removing an oxide film formed on a surface of a silicon wafer, comprising: preparing a silicon wafer which has an upper surface, a lower surface, a chamfered surface, and an end surface and has an oxide film formed on at least the entire lower surface of the silicon wafer; arranging one or more discoid wafer mounting stages, each of which has at least a contact portion with the oxide film being formed of an acid-resistant resin layer, in a rea…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Cross-Sectional Technologies · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.