Low power non-volatile non-charge-based variable supply RFID tag memory
US-11989606-B2 · May 21, 2024 · US
Semiconductor device with OTP memory cell
US9064591B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9064591-B2 |
| Application number | US-201213613229-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 13, 2012 |
| Priority date | Sep 23, 2011 |
| Publication date | Jun 23, 2015 |
| Grant date | Jun 23, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A semiconductor device with OTP memory cell includes a first switching unit for transferring a first bias voltage, a first MOS transistor having a first gate coupled to a first gate signal and a first terminal coupled to the first bias voltage by the first switching unit, and a second switching unit for coupling a second terminal of the first MOS transistor to a first bit line.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor device including an OTP memory cell, comprising: a first switching unit for transferring a first bias voltage in response to a bias enable signal; a first MOS transistor having a first gate coupled to a first gate signal and a first terminal coupled to the first bias voltage by the first switching unit; and a second switching unit for coupling a second terminal of the first MOS transistor to a first bit line in response to a second gate s…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9064591B2 cover?
- A semiconductor device with OTP memory cell includes a first switching unit for transferring a first bias voltage, a first MOS transistor having a first gate coupled to a first gate signal and a first terminal coupled to the first bias voltage by the first switching unit, and a second switching unit for coupling a second terminal of the first MOS transistor to a first bit line.
- Who is the assignee on this patent?
- Kim Tae Hoon, Kim Sung Mook, Sk Hynix Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C17/18. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jun 23 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).