Address resolution protocol request resolution
US-2024195777-A1 · Jun 13, 2024 · US
US9059999B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9059999-B2 |
| Application number | US-201313757681-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 1, 2013 |
| Priority date | Aug 17, 2011 |
| Publication date | Jun 16, 2015 |
| Grant date | Jun 16, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A non-transitory machine readable medium storing a program that configures a managed forwarding element to perform logical L2 switching and L3 routing is described. The program generates a first set of flow entries for configuring the first managed forwarding element to perform (1) a first logical L2 processing for a first logical L2 domain, (2) a logical L3 processing, (3) a load balancing processing to select a second managed forwarding element from a plurality of managed forwarding elements to which to forward packets and (4) a logical ingress L2 processing for a second logical L2 domain on the packets. The program generates a second set of flow entries for configuring the second managed forwarding element to perform a second logical L2 processing for a second logical L2 domain on the packets.
Opening claim text (preview).
What is claimed is: 1. A non-transitory machine readable medium storing a program which when executed by at least one processing unit configures a plurality of managed forwarding elements (MFEs) to implement a logical L3 router and a plurality of logical L2 switches that each logically couple to a plurality of machines, the program comprising sets of instructions for: for each MFE of a set of MFEs that implement a particular logical L2 switch, generating a first set of data record…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.