Enhanced capacitance touch screen display and methods for use therewith
US-2024411406-A1 · Dec 12, 2024 · US
US9057906B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9057906-B2 |
| Application number | US-201314057390-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 18, 2013 |
| Priority date | Oct 19, 2012 |
| Publication date | Jun 16, 2015 |
| Grant date | Jun 16, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A capacitive in cell touch panel, its driving method and a display device, in which, on the TFT array substrate, a pixel structure in which two adjacent rows of pixel units form one pixel unit group and two gate signal lines are disposed between the two rows of pixel units of the pixel unit group is adopted. Positions of gate signal lines between adjacent pixel unit groups can be saved by modifying positions of gate signal lines of two adjacent rows of pixel units and TFT switches. As such, touch driving lines with touch function can be set at the saved positions for gate signal lines and touch sensing electrodes can be disposed on the color filter substrate and extend in the column direction of the pixel units to realize touch function while ensuring high aperture ratio.
Opening claim text (preview).
The invention claimed is: 1. A capacitive in cell touch panel, comprising: a color filter substrate, a thin film transistor (TFT) array substrate, and a liquid crystal layer between said color filter substrate and said TFT array substrate, wherein said array substrate includes a plurality of pixel units arranged in matrix, every two adjacent rows of pixel units in said plurality of pixel units are one pixel unit group, two gate signal lines are disposed between the two rows of…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.