Apparatus and method for cyclic redundancy check
US-2016371142-A1 · Dec 22, 2016 · US
Method and apparatus for efficient programmable cyclic redundancy check (CRC)
US9052985B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9052985-B2 |
| Application number | US-96314707-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 21, 2007 |
| Priority date | Dec 21, 2007 |
| Publication date | Jun 9, 2015 |
| Grant date | Jun 9, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and apparatus to optimize each of the plurality of reduction stages in a Cyclic Redundancy Check (CRC) circuit to produce a residue for a block of data decreases area used to perform the reduction while maintaining the same delay through the plurality of stages of the reduction logic. A hybrid mix of Karatsuba algorithm, classical multiplications and serial division in various stages in the CRC reduction circuit results in about a twenty percent reduction in area on the average with no decrease in critical path delay.
First claim
Opening claim text (preview).
The invention claimed is: 1. An apparatus comprising: a plurality of reduction stages, each one of the plurality of the reduction stages to compute a product of a first operand with a first size and a second operand with a second size, wherein the first size and the second size are different sizes; wherein the first size of the first operand corresponds to one of the plurality of reduction stages; wherein each reduction state uses a multiplication algorithm in view of the size…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9052985B2 cover?
- A method and apparatus to optimize each of the plurality of reduction stages in a Cyclic Redundancy Check (CRC) circuit to produce a residue for a block of data decreases area used to perform the reduction while maintaining the same delay through the plurality of stages of the reduction logic. A hybrid mix of Karatsuba algorithm, classical multiplications and serial division in various stages i…
- Who is the assignee on this patent?
- Gopal Vinodh, Ozturk Erdinc, Wolrich Gilbert M, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F7/724. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jun 09 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).