Memory performance when speculation control is enabled, and instruction therefor
US-2015378915-A1 · Dec 31, 2015 · US
Execute at commit state update instructions, apparatus, methods, and systems
US9052890B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9052890-B2 |
| Application number | US-92431110-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 25, 2010 |
| Priority date | Sep 25, 2010 |
| Publication date | Jun 9, 2015 |
| Grant date | Jun 9, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus including an execution logic that includes circuitry to execute instructions, and an instruction execution scheduler logic coupled with the execution logic. The instruction execution scheduler logic is to receive an execute at commit state update instruction. The instruction execution scheduler logic includes at commit state update logic that is to wait to schedule the execute at commit state update instruction for execution until the execute at commit state update instruction is a next instruction to commit. Other apparatus, methods, and systems are also disclosed.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus comprising: an execution logic that includes circuitry to execute instructions; and an instruction execution scheduler logic that includes circuitry coupled with the execution logic, the instruction execution scheduler logic to receive an execute at commit state update instruction, the instruction execution scheduler logic including: at commit state update logic to wait to schedule the execute at commit state update instruction for execution…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G06F9/30087Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9052890B2 cover?
- An apparatus including an execution logic that includes circuitry to execute instructions, and an instruction execution scheduler logic coupled with the execution logic. The instruction execution scheduler logic is to receive an execute at commit state update instruction. The instruction execution scheduler logic includes at commit state update logic that is to wait to schedule the execute at c…
- Who is the assignee on this patent?
- Phillips James E, Subramaniam Kameswar, Intel Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F9/30087. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jun 09 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).