Increasing output amplitude of a voltage-mode driver in a low supply voltage technology
US-2015381150-A1 · Dec 31, 2015 · US
Receiver interface
US9049067B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9049067-B2 |
| Application number | US-201213550162-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 16, 2012 |
| Priority date | Jul 16, 2012 |
| Publication date | Jun 2, 2015 |
| Grant date | Jun 2, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In an embodiment, a circuit may include an input node, an output node, an internal node, a compensation circuit, and an adjustable capacitance circuit. The compensation circuit may be configured to modify a return loss of a signal received at the input node. The compensation circuit may include a first inductive element, a second inductive element, and a capacitive element. The first inductive element may couple the input node and the output node. The second inductive element may couple the output node and the internal node. The capacitive element may couple the input node and the internal node. The adjustable capacitance circuit may be configured to adjustably modify the return loss of the signal received at the input node. The capacitance circuit may be coupled to the compensation circuit.
First claim
Opening claim text (preview).
What is claimed is: 1. A circuit comprising: an input node; an output node; an internal node; a compensation circuit configured to modify a return loss of a signal received at the input node, the compensation circuit including: a first inductive element coupling the input node and the output node, a second inductive element coupling the output node and the internal node, and a fixed capacitive element coupling the input node and the internal node; and an adjustable…
Assignees
Inventors
Classifications
- H04L25/028Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9049067B2 cover?
- In an embodiment, a circuit may include an input node, an output node, an internal node, a compensation circuit, and an adjustable capacitance circuit. The compensation circuit may be configured to modify a return loss of a signal received at the input node. The compensation circuit may include a first inductive element, a second inductive element, and a capacitive element. The first inductive …
- Who is the assignee on this patent?
- Jiang Jian Hong, Fujitsu Ltd
- What technology area does this patent fall under?
- Primary CPC classification H04L25/028. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jun 02 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).