Three dimensional non-volatile storage with asymmetrical vertical select devices

US9048422B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9048422-B2
Application numberUS-201414269107-A
CountryUS
Kind codeB2
Filing dateMay 3, 2014
Priority dateDec 14, 2010
Publication dateJun 2, 2015
Grant dateJun 2, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate. Bit lines to which the memory elements of all planes are connected are oriented vertically from the substrate and through the plurality of planes.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of fabricating a non-volatile storage apparatus, the method comprising: adding one or more driver devices and signal lines to a substrate; adding a select layer above the substrate and above the one or more driver devices and the signal lines, the adding of the select layer including adding select lines and adding asymmetrical vertically oriented select devices; and adding a monolithic three dimensional array above the select layer, the monolith…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9048422B2 cover?
A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate. Bit lines to which the memory elements of all planes are connected are oriented vertically from the sub…
Who is the assignee on this patent?
Sandisk 3D Llc
What technology area does this patent fall under?
Primary CPC classification G11C13/0033. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 02 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).