Display substrate, display panel, and display apparatus
US-2024411399-A1 · Dec 12, 2024 · US
Display device
US9048147B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9048147-B2 |
| Application number | US-201213613811-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 13, 2012 |
| Priority date | Sep 30, 2008 |
| Publication date | Jun 2, 2015 |
| Grant date | Jun 2, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A display device of which frame can be narrowed and of which display characteristics are excellent is provided. In a display device including a switch portion or a buffer portion, a logic circuit portion, and a pixel portion, the pixel portion includes a first inverted staggered TFT and a pixel electrode which is connected to a wiring of the first inverted staggered TFT, the switch portion or the buffer portion includes a second inverted staggered TFT in which a first insulating layer, a semiconductor layer, and a second insulating layer are interposed between a first gate electrode and a second gate electrode, the logic circuit portion includes an inverter circuit including a third inverted staggered thin film transistor and a fourth inverted staggered thin film transistor, and the first to the fourth inverted staggered thin film transistors have the same polarity. The inverter circuit may be an EDMOS circuit.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: a transistor comprising: a gate wiring over a first region of a substrate; a semiconductor layer over the gate wiring with an insulating layer interposed therebetween; a first wiring over and electrically connected to the semiconductor layer; and a second wiring over and electrically connected to the semiconductor layer; a terminal portion comprising: a first metal layer over a second region of the substrate;…
Assignees
Inventors
Classifications
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9048147B2 cover?
- A display device of which frame can be narrowed and of which display characteristics are excellent is provided. In a display device including a switch portion or a buffer portion, a logic circuit portion, and a pixel portion, the pixel portion includes a first inverted staggered TFT and a pixel electrode which is connected to a wiring of the first inverted staggered TFT, the switch portion or t…
- Who is the assignee on this patent?
- Yamazaki Shunpei, Osada Takeshi, Miyairi Hidekazu, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G02F1/1368. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jun 02 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).