Delivering data from a secure execution environment to a display controller

US9037869B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9037869-B2
Application numberUS-201213666922-A
CountryUS
Kind codeB2
Filing dateNov 1, 2012
Priority dateNov 2, 2011
Publication dateMay 19, 2015
Grant dateMay 19, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods and systems may include a computing system having a display, a display controller with a decryption module, and a security element with security logic. The security logic can be configured to establish a secure path between the secure element and the display in response to a secure output mode request, wherein the secure path includes the display controller. In addition, the security logic may be configured to prevent the decryption module from being bypassed, and transmit encrypted data from the secure element to the display via the secure path.

First claim

Opening claim text (preview).

We claim: 1. A computer implemented method comprising: establishing a secure path between a secure element and a display in response to a secure output mode request, wherein the secure path includes a display controller; preventing a decryption module of the display controller from being bypassed; and transmitting encrypted data from the secure element to the display via the secure path; wherein establishing the secure path includes: writing a key to a hardware buffer, wherein the hardware buffer is invisible to one or more host applications; writing a key program command to the hardware buffer, wherein the key program command includes an instruction to program the key into a hardware register of the display controller; and issuing an interrupt. 2. The method of claim 1 , wherein preventing the decryption module from being bypassed includes setting a hardware flag in the display controller in response to the secure output mode request, wherein the hardware flag is inaccessible to one or more host applications. 3. The method of claim 2 , wherein the hardware flag instructs decision logic of the display controller to ignore a host application input and force data destined for the display to pass through the decryption module. 4. The method of claim 2 , wherein setting the hardware flag includes: writing a flag set command to a hardware buffer, wherein the hardware buffer is inaccessible to one or more host applications; and issuing an interrupt. 5. The method of claim 4 , wherein issuing the interrupt includes invoking a doorbell generator that issues the interrupt to a system controller unit. 6. The method of claim 1 , wherein issuing the interrupt includes invoking a doorbell generator that issues the interrupt to a system controller unit. 7. The method of claim 1 , wherein establishing the secure path includes writing a key directly from the secure element to the display controller, wherein preventing the decryption module from being bypassed includes directly setting a hardware flag in the display controller in response to the secure output mode request, and wherein the hardware flag is inaccessible to one or more host applications. 8. The method of claim 1 , wherein transmitting the encrypted data from the secure element to the display includes: using a key to convert output data to the encrypted data; writing the encrypted data to a memory store; and instructing a host application to transfer the encrypted data from the memory store to the display via the display controller. 9. The method of claim 1 , further including receiving the secure output mode request via a trusted service application programming interface. 10. A system comprising: a display; a display controller including a decryption module; a secure element including security logic to, establish a secure path between the secure element and the display in response to a secure output mode request, wherein the secure path is to include the display controller, prevent the decryption module from being bypassed, and transmit encrypted data from the secure element to the display via the secure path; and a hardware buffer that is to be inaccessible to one or more host applications, wherein the display controller further includes a hardware register, and wherein the security logic is to, write a key to the hardware buffer, write a key program command to the hardware buffer, wherein the key program command is to include an instruction to program the key into the hardware register, and issue an interrupt. 11. The system of claim 10 , wherein the display controller further includes a hardware flag that is to be inaccessible to one or more host applications, and wherein the security logic is to set the hardware flag in response to the secure output mode request. 12. The system of claim 11 , wherein the display controller further includes a host application input and decision logic, and wherein the hardware flag is to instruct the decision logic to ignore the host application input and force data destined for the display to pass through the decryption module. 13. The system of claim 11 , further including a hardware buffer that is to be inaccessible to one or more host applications, and wherein the security logic is to, write a flag set command to the hardware buffer, and issue an interrupt. 14. The system of claim 13 , further including a system controller unit, wherein the security logic is to invoke a doorbell generator that issues the interrupt to the system control unit. 15. The system of claim 10 , further including a system controller unit, wherein the security logic is to invoke a doorbell generator that issues the interrupt to the system control unit. 16. The system of claim 10 , wherein the display controller further includes a hardware flag that is to be inaccessible to one or more host applications, wherein the security logic is to, write a key directly from the secure element to the display controller, and directly set the hardware flag. 17. The system of claim 10 , further including a memory store, wherein the security logic is to, use a key to convert output data into the encrypted data write the encrypted data to the memory store, and instruct a host application to transfer the encrypted data from the memory store to the display via the display controller. 18. The system of claim 10 , wherein the security logic is to receive the secure output mode request via a trusted service application programming interface. 19. A non-transitory computer readable storage medium comprising a set of instructions, which, if executed by a processor, cause a computer to: establish a secure path between a secure element and a display in response to a secure output mode request, wherein the secure path is to include a display controller; prevent a decryption module of the display controller from being bypassed; and transmit encrypted data from the secure element to the display via the secure path, wherein establishing the secure path includes: writing a key to a hardware buffer, wherein the hardware buffer is to be inaccessible to one or more host applications; writing a key program command to the hardware buffer, wherein the key program command is to include an instruction to program the key into a hardware register of the display controller; and writing an interrupt. 20. The medium of claim 19 , wherein the instructions, if executed, cause a computer to set a hardware flag in the display controller in response to the secure output mode request, wherein the hardware flag is to be inaccessible to one or more host applications. 21. The medium of claim 20 , wherein the hardware flag is to instruct decision logic of the display controller to ignore a host application input and force data destined for the display to pass through the decryption module. 22. The medium of claim 20 , wherein the instructions, if executed, cause a computer to: write a flag set command to a hardware buffer, wherein the hardware buffer is to be inaccessible to one or more host applications; and issue an interrupt. 23. The medium of claim 22 , wherein the instructions, if executed, cause a computer to invoke a doorbell generator that issues the interrupt to a system controller unit. 24. The medium of claim 19 , wherein the instructions, if executed, cause a computer to invoke a doorbell generator that issues the interrupt to a system controller unit.

Assignees

Inventors

Classifications

  • Rule management · CPC title

  • G06F21/84Primary

    output devices, e.g. displays or monitors · CPC title

  • G06F21/00Primary

    Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity · CPC title

  • by monitoring network traffic (monitoring network traffic per se H04L43/00) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9037869B2 cover?
Methods and systems may include a computing system having a display, a display controller with a decryption module, and a security element with security logic. The security logic can be configured to establish a secure path between the secure element and the display in response to a secure output mode request, wherein the secure path includes the display controller. In addition, the security lo…
Who is the assignee on this patent?
Avanch Sasikanth, Kothari Ninad, Banginwar Rajesh, and 2 more
What technology area does this patent fall under?
Primary CPC classification G06F21/84. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 19 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).