Spot size converters and methods of manufacturing the same

US9036969B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9036969-B2
Application numberUS-201213618353-A
CountryUS
Kind codeB2
Filing dateSep 14, 2012
Priority dateApr 4, 2012
Publication dateMay 19, 2015
Grant dateMay 19, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided are a spot size converter and a method of manufacturing the spot size converter. The method includes stacking a lower clad layer, a core layer, and a first upper clad layer on a substrate, tapering the first upper clad layer and the core layer in a first direction on a side of the substrate, forming a waveguide layer on the first upper clad layer and the lower clad layer, and etching the waveguide layer, the first upper clad layer, the core layer, and the lower clad layer such that the waveguide layer is wider than a tapered portion of the core layer on the side of the substrate and has the same width as that of the core layer on another side of the substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a spot size converter, comprising: stacking a lower clad layer, a core layer, and a first upper clad layer on a substrate; tapering the first upper clad layer and the core layer in a first direction on a side of the substrate; forming a waveguide layer on the first upper clad layer and the lower clad layer; and etching the waveguide layer, the first upper clad layer, the core layer, and the lower clad layer such that the waveguide layer is wider than a tapered portion of the core layer on the side of the substrate and has the same width as that of the core layer on another side of the substrate. 2. The method of claim 1 , wherein the waveguide layer is tapered on the first side of the substrate in a second direction opposite to the first direction. 3. The method of claim 1 , further comprising forming a buffer layer on the lower clad layer after the core layer and the first upper clad layer are formed, wherein the buffer layer is formed of the same material as that of the first upper clad layer. 4. The method of claim 3 , further comprising forming an etch stop layer on the buffer layer and the first upper clad layer. 5. The method of claim 1 , further comprising forming a second upper clad layer on the waveguide layer. 6. The method of claim 1 , further comprising forming a planarization layer on side walls of the waveguide layer, the first upper clad layer, the core layer, and the lower clad layer. 7. A spot size converter comprising: a substrate; a first waveguide comprising a core layer that is tapered in a first direction on a first side of the substrate, the core layer being extended with a uniform width on a second side of the substrate, the first waveguide further comprising a lower clad layer disposed under the core layer; and a second waveguide comprising a waveguide layer that covers the first waveguide on the first side of the substrate, the waveguide layer being tapered and extended in a second direction opposite to the first direction, the waveguide layer having the same width of that of the core layer on the second side of the substrate, wherein a side wall of the waveguide layer on the first side of the substrate is flush with a side wall of the lower clad layer on the first side of the substrate. 8. The spot size converter of claim 7 , wherein the first waveguide further comprises a first upper clad layer disposed over the core layer. 9. The spot size converter of claim 8 , further comprising a buffer layer disposed on the lower clad layer and side walls of the first upper clad layer and the core layer, at the first side of the substrate. 10. The spot size converter of claim 9 , further comprising an etch stop layer disposed on the buffer layer and the first upper clad layer. 11. The spot size converter of claim 7 , wherein the second waveguide further comprises a second upper clad layer disposed on the waveguide layer. 12. The spot size converter of claim 7 , wherein the waveguide layer, on the first side of the substrate, has a width same as that of the lower clad layer and greater than that of the core layer. 13. The spot size converter of claim 12 , further comprising a planarization layer covering the side walls of the waveguide layer and the lower clad layer on the first side of the substrate.

Assignees

Inventors

Classifications

  • and having an integrated mode-size expanding section, e.g. tapered waveguide · CPC title

  • G02B6/1228Primary

    Tapered waveguides, e.g. integrated spot-size transformers (for coupling with fibres G02B6/305) · CPC title

  • Integrated optical circuits characterised by the manufacturing method · CPC title

  • G02B6/122Primary

    Basic optical elements, e.g. light-guiding paths · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9036969B2 cover?
Provided are a spot size converter and a method of manufacturing the spot size converter. The method includes stacking a lower clad layer, a core layer, and a first upper clad layer on a substrate, tapering the first upper clad layer and the core layer in a first direction on a side of the substrate, forming a waveguide layer on the first upper clad layer and the lower clad layer, and etching t…
Who is the assignee on this patent?
Kwon Oh Kee, Lee Chul-Wook, Lee Dong-Hun, and 5 more
What technology area does this patent fall under?
Primary CPC classification G02B6/1228. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 19 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).