Time-reversal wireless paradigm for internet of things
US-9226304-B2 · Dec 29, 2015 · US
Data signal correction circuit, receiver, and data signal correction method
US9036724B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9036724-B2 |
| Application number | US-201414179285-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 12, 2014 |
| Priority date | Mar 14, 2013 |
| Publication date | May 19, 2015 |
| Grant date | May 19, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A data signal correction circuit includes a channel characteristic calculator unit configured to calculate a channel characteristic estimate value of a received data signal on the basis of a pilot signal, a path detector unit configured to determine a delay quantity of multipath propagation of the received data signal on the basis of the calculated channel characteristic estimate value, and an adaptive filter configured to receive the delay quantity and the channel characteristic estimate value as input items, adjust an input interval of the channel characteristic estimate value along a carrier frequency axis in accordance with the delay quantity, and perform adaptive equalization on the channel characteristic estimate value inputted to the adaptive filter at the adjusted input interval.
First claim
Opening claim text (preview).
What is claimed is: 1. A data signal correction circuit comprising: a channel characteristic calculator unit configured to calculate a channel characteristic estimate value of a received data signal on the basis of a pilot signal; a path detector unit configured to determine a delay quantity of multipath propagation of the received data signal on the basis of the calculated channel characteristic estimate value; and an adaptive filter configured to receive the delay quantity a…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
- H04L25/0212Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9036724B2 cover?
- A data signal correction circuit includes a channel characteristic calculator unit configured to calculate a channel characteristic estimate value of a received data signal on the basis of a pilot signal, a path detector unit configured to determine a delay quantity of multipath propagation of the received data signal on the basis of the calculated channel characteristic estimate value, and an …
- Who is the assignee on this patent?
- Fujitsu Semiconductor Ltd, Fujitsu Ltd
- What technology area does this patent fall under?
- Primary CPC classification H04L25/0212. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue May 19 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).