System control using sparse data
US-12072810-B2 · Aug 27, 2024 · US
Semiconductor memory devices
US9036403B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9036403-B2 |
| Application number | US-201213718967-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 18, 2012 |
| Priority date | Aug 20, 2012 |
| Publication date | May 19, 2015 |
| Grant date | May 19, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The semiconductor memory device includes a cell capacitor having a first terminal electrically connected to a storage node and a second terminal electrically connected to an internal node, an internal voltage generator configured to generate an internal voltage signal applied to the internal node in response to a power-up signal, and an initialization element configured to initialize the internal node in response to the power-up signal.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor memory device comprising: a cell capacitor having a first terminal electrically connected to a storage node and a second terminal electrically connected to a first internal node; a first internal voltage generator configured to generate a first internal voltage signal applied to the first internal node in response to a power-up signal; a second internal voltage generator configured to generate a second internal voltage signal applied to a…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9036403B2 cover?
- The semiconductor memory device includes a cell capacitor having a first terminal electrically connected to a storage node and a second terminal electrically connected to an internal node, an internal voltage generator configured to generate an internal voltage signal applied to the internal node in response to a power-up signal, and an initialization element configured to initialize the intern…
- Who is the assignee on this patent?
- Sk Hynix Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C5/148. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 19 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).