Core test method and core test circuit
US-2024345941-A1 · Oct 17, 2024 · US
Monitoring memory module parameters in high performance computers
US9026401B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9026401-B2 |
| Application number | US-63667309-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 11, 2009 |
| Priority date | Dec 11, 2009 |
| Publication date | May 5, 2015 |
| Grant date | May 5, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Monitoring parameters of memory modules is described. According to certain embodiments, one or more parameters on respective memory modules are monitored. Corresponding parameter information is transmitted away from the respective memory module to a device that is external to the respective memory modules.
First claim
Opening claim text (preview).
What is claimed is: 1. A method comprising: monitoring one or more parameters on at least one respective memory module using an electronic apparatus that includes a differential pair of transistors configuration coupled between a power supply and ground potential and coupled to an output node, the differential pair of transistors configuration being housed on the respective memory module and wherein the differential pair of transistors configuration is operable to provide at the o…
Assignees
Inventors
Classifications
- G06F11/348Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9026401B2 cover?
- Monitoring parameters of memory modules is described. According to certain embodiments, one or more parameters on respective memory modules are monitored. Corresponding parameter information is transmitted away from the respective memory module to a device that is external to the respective memory modules.
- Who is the assignee on this patent?
- Lieberman Donald A, Solvin Daniel R, Corsair Memory Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F11/348. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 05 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).