Energy augmentation structures, energy emitters or energy collectors containing the same, and their use in solar cells and other energy conversion devices
US-2024115878-A1 · Apr 11, 2024 · US
US9024367B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9024367-B2 |
| Application number | US-201313773985-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 22, 2013 |
| Priority date | Feb 24, 2012 |
| Publication date | May 5, 2015 |
| Grant date | May 5, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
This disclosure provides systems, methods, and apparatus related to field-effect p-n junctions. In one aspect, a device includes an ohmic contact, a semiconductor layer disposed on the ohmic contact, at least one rectifying contact disposed on the semiconductor layer, a gate including a layer disposed on the at least one rectifying contact and the semiconductor layer and a gate contact disposed on the layer. A lateral width of the rectifying contact is less than a semiconductor depletion width of the semiconductor layer. The gate contact is electrically connected to the ohmic contact to create a self-gating feedback loop that is configured to maintain a gate electric field of the gate.
Opening claim text (preview).
What is claimed is: 1. A device comprising: a semiconductor layer, a thickness of the semiconductor layer being comparable to a semiconductor depletion width of the semiconductor layer; an ohmic contact disposed on a first side of the semiconductor layer; a rectifying contact disposed on the first side the semiconductor layer, the rectifying contact being electrically isolated from the ohmic contact; and a gate including a layer disposed on a second side of the semiconductor…
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.