GaN dual field plate device with single field plate metal

US9024324B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9024324-B2
Application numberUS-201213603801-A
CountryUS
Kind codeB2
Filing dateSep 5, 2012
Priority dateSep 5, 2012
Publication dateMay 5, 2015
Grant dateMay 5, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A low leakage current transistor ( 2 ) is provided which includes a GaN-containing substrate ( 11 - 14 ) covered by a passivation surface layer ( 17 ) in which a T-gate electrode with sidewall extensions ( 20 ) is formed and coated with a multi-level passivation layer ( 30 - 32 ) which includes an intermediate etch stop layer ( 31 ) which is used to define a continuous multi-region field plate ( 33 ) having multiple distances between the bottom surface of the field plate 33 and the semiconductor substrate in the gate-drain region of the transistor.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of forming gallium nitride transistor, comprising: providing a substrate with a gallium nitride layer covered by a dielectric surface layer; forming a conductive gate electrode with a contact base portion in contact with a gate contact surface of the substrate; forming drain and source electrodes spaced apart from the conductive gate electrode and in contact with the substrate; forming a plurality of dielectric layers over the gate, drain, and…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9024324B2 cover?
A low leakage current transistor ( 2 ) is provided which includes a GaN-containing substrate ( 11 - 14 ) covered by a passivation surface layer ( 17 ) in which a T-gate electrode with sidewall extensions ( 20 ) is formed and coated with a multi-level passivation layer ( 30 - 32 ) which includes an intermediate etch stop layer ( 31 ) which is used to define a continuous multi-region field plate …
Who is the assignee on this patent?
Teplik James A, Green Bruce M, Freescale Semiconductor Inc
What technology area does this patent fall under?
Primary CPC classification H10D64/111. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 05 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).