Hardware countermeasures in a fault tolerant security architecture
US-2024370591-A1 · Nov 7, 2024 · US
Protection of registers against unilateral disturbances
US9020148B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9020148-B2 |
| Application number | US-201113030317-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 18, 2011 |
| Priority date | Feb 19, 2010 |
| Publication date | Apr 28, 2015 |
| Grant date | Apr 28, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method for protecting a key intended to be used by an electronic circuit in an encryption or decryption algorithm, including the steps of: submitting the key to a first function taking a selection value into account; storing all or part of the result of this function in at least two registers; when the key is called by the algorithm, reading the contents of said registers and submitting them to a second function taking into account all or part of the bits of the registers; and providing the result of the combination as an input for the algorithm, the second function being such that the provided result corresponds to the key.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for protecting a key to be used by an electronic circuit in an algorithm, comprising acts of: submitting the key to a first function taking a selection value into account; storing at least one portion of a first result of applying the first function to the key in at least two registers each having a same size as the key, wherein the at least one portion of the first result comprises more bits than the key; when the algorithm issues a call for th…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9020148B2 cover?
- A method for protecting a key intended to be used by an electronic circuit in an encryption or decryption algorithm, including the steps of: submitting the key to a first function taking a selection value into account; storing all or part of the result of this function in at least two registers; when the key is called by the algorithm, reading the contents of said registers and submitting them …
- Who is the assignee on this patent?
- Liardet Pierre-Yvan, Teglia Yannick, Tournemille Jérôme, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification H04L9/004. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Apr 28 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).