Integrated circuit with electrostatic discharge protection
US-2024395801-A1 · Nov 28, 2024 · US
US9019672B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9019672-B2 |
| Application number | US-201313943804-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 17, 2013 |
| Priority date | Jul 17, 2013 |
| Publication date | Apr 28, 2015 |
| Grant date | Apr 28, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A chip with electrostatic discharge protection function includes two power rails, a pin, a P-type FinFET, an N-type FinFET, two Fin-resistors, two diodes and an ESD unit. The pin is electrically connected to one power rail sequentially through one Fin-resistor and the P-type FinFET and electrically connected to the other power rail sequentially through the other Fin-resistor and the N-type FinFET. The two FinFETs are configured to have the control terminals thereof for receiving a transmission signal. The pin is further electrically connected to the two power rails through the two diodes, respectively. The ESD unit, electrically connected between the first and second power rails, is configured to provide an ESD path between the first and second power rails.
Opening claim text (preview).
What is claimed is: 1. A chip with electrostatic discharge (ESD) protection function, comprising: a first power rail electrically connected to a source voltage; a second power rail electrically connected to a reference voltage; a pin; a P-type FinFET comprising a first terminal, a second terminal and a first control terminal, the P-type FinFET being configured to have the first terminal thereof electrically connected to the first power rail, and the first control terminal th…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.