Hierarchical control of tiered error recovery for storage devices

US9019639B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9019639-B2
Application numberUS-201414218735-A
CountryUS
Kind codeB2
Filing dateMar 18, 2014
Priority dateOct 12, 2011
Publication dateApr 28, 2015
Grant dateApr 28, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A computer program product includes a computer readable storage medium having computer readable program code embodied therewith, the computer readable program code being executable by a processing circuit to cause the processing circuit to perform the following process. A data transfer operation is monitored for detecting one or more temps. A backhitch delay is set based at least in part on a post-recovery condition of a tape drive performing a portion of the data transfer operation. A backhitch is caused to be performed. At least one condition of the data transfer operation is altered after the backhitch delay.

First claim

Opening claim text (preview).

What is claimed is: 1. A computer program product comprising a non-transitory computer readable storage medium having computer readable program code embodied therewith, the computer readable program code being executable by a processing circuit to cause the processing circuit to: monitor a data transfer operation for detecting one or more with temporary errors within a sliding window, wherein the with temporary errors are selected from a group consisting of temporary errors and re…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9019639B2 cover?
A computer program product includes a computer readable storage medium having computer readable program code embodied therewith, the computer readable program code being executable by a processing circuit to cause the processing circuit to perform the following process. A data transfer operation is monitored for detecting one or more temps. A backhitch delay is set based at least in part on a p…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G11B20/18. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 28 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).