Apparatus for testing electronic devices
US-2015369858-A1 · Dec 24, 2015 · US
US9018968B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9018968-B2 |
| Application number | US-201213879967-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 28, 2012 |
| Priority date | Jun 9, 2011 |
| Publication date | Apr 28, 2015 |
| Grant date | Apr 28, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Proposed is a method for testing the density and location of a gate dielectric layer trap of a semiconductor device. The testing method tests the trap density and two-dimensional trap location in the gate dielectric layer of a semiconductor device with a small area (the effective channel area is less than 0.5 square microns) using the gate leakage current generated by a leakage path. The present invention is especially suitable for testing a device with an ultra-small area (the effective channel area is less than 0.05 square microns). The present method can obtain trap distribution scenarios of the gate dielectric layer in the case of different materials and different processes. In the present method, the device requirements are simple, the testing structure is simple, the testing cost is low, the testing is rapid and the trap distribution of the gate dielectric layer of the device can be obtained within a short time, which is suitable for large batches of automatic testing and is especially suitable for process monitoring and finished product quality detection during the manufacture of ultra-small semiconductor devices.
Opening claim text (preview).
What is claimed is: 1. A method for testing a trap density and a two-dimensional trap location in a gate dielectric layer of a semiconductor device, the method comprising: forming four lead-out terminals A 1 , A 2 , B 1 and B 2 in four different directions from a gate region of the semiconductor device, with an end of each of the four terminals connected to the gate region; with terminals A 1 and A 2 positioned along a channel direction, and with terminals B 1 and B 2 positi…
Electricity · mapped topic
Electricity · mapped topic
Physics · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.